answersLogoWhite

0


Best Answer

As such an OR gate should do the job...but if the question is of using gates other than the simple OR, it should be a combo of NOR and NOT gates; where-in, the NOT gate comes after the NOR gate.

Factfully speaking:

The output of a NOR gate when fed to a NOT gate shall give you an OR gate.

cheers :)

Anish Murthy Airpula,

RF Design Engineer (F.A.E)

Ceramic & Microwave Products Group,

Dover Corporation Inc,

United States of America

User Avatar

Wiki User

11y ago
This answer is:
User Avatar
More answers
User Avatar

Wiki User

13y ago

4 Nand gates are required to realise an Xor gate.

5 Nor gates are required to realise an Xor gate.

This answer is:
User Avatar

User Avatar

Wiki User

10y ago

Four NAND gates

This answer is:
User Avatar

User Avatar

Wiki User

12y ago

4

This answer is:
User Avatar

Add your answer:

Earn +20 pts
Q: How many minimum number of nand gates are required to realize xor gates?
Write your answer...
Submit
Still have questions?
magnify glass
imp
Related questions

Minimum Number of NAND gates required to realize the function AB?

A&B = ((A&B)')' So two, it would go a - | ==NAND--=NAND-- b - | By using two NAND gates back-to-back, you can create a normal AND gate.


Minimum number of nand gates required to implement a 2-input exclusiveor?

4


Minimum number of and gates required to form full and half adder?

9,to implement a half adder 5 nand gates and for a full adder,another xor gate is required consisting of 4 nand gates. thus a total of 9 nand gates are required for a full adder.


What are the minimum number of inputs that can be given to the logic gates?

A: two


How many NAND gates required for Ex-OR?

4 as a minimum, but you can use more if you really want to.


Minimum number of nand gates required to form full and half adder?

Check this link http://www.dumpt.com/img/viewer.php?file=bd6b3mqsa66fhr6c76l1.bmp


What is a NMOS PLA?

NMOS PLA is a Programmable Logic Array which is designed by employing NMOS technology i.e. by employing nmos transistors to realize the required gates of PLA. PLA is a combination AND gates and OR gates to produced sum of products terms needed for realizing the required combinational logic. It consists of an array of AND gates followed by OR plane. the connections to the AND and OR inputs can be programmed based on our needs.


What are K maps in digital electronics?

k map is karnaugh map . it is just a method to simplify or minimize the boolean equations so that it becomes easier to realize a circuit using minimum no. of gates.


How many NAND gates are required to obtain OR gate?

two nand gates


How far back are you required to stop from railroad tracks?

Well you are required to stop 3 feet minimum of the tracks but im sure if the tracks are operational there will be gates that come up and down they are usually about 10 feet away


What age did bill gates realize he wanted to start a business?

13 year


How many NAND gates are required to obtain AND operation?

by multiplying two NAND gates