SSE

(1) An earlier full-screen editor in OS/2.

(2) (Streaming SIMD Extensions) A series of additional instructions built into Pentium CPU chips for improved multimedia performance by performing mathematical operations on multiple sets of data at the same time (see SIMD). The first SSE set was 70 new instructions built into the Pentium III, which also added eight 128-bit integer registers to the CPU.

Integers and Floating Point

The extra registers enable multiple sets of integer and floating point data to be calculated at the same time. SSE works with all standard data types, including single and double precision floating point and any integer from eight to 128 bits.

Prior to SSE, the first multimedia instructions for Pentium chips were the MMX additions. MMX used a part of the floating point registers for integer calculations, and floating point and MMX operations were mutually exclusive (see MMX).

SSE2 and SSE3

The Pentium 4 added 144 more instructions (SSE2) that were also incorporated by AMD in its 64-bit CPUs. However, AMD added eight more registers than Intel for use in 64-bit mode. Intel subsequently included the extra eight registers for its Intel 64 (EM64T) 64-bit processors.

Coinciding with Intel's Prescott CPUs, 13 more instructions were added (SSE3) in 2004 for 32-bit Pentiums, especially suited for MPEG encoding. See MMX, Prescott, SIMD and Pentium.

Supplemental SSE3

The Core 2 architecture includes 16 additional instructions that work on four 32-bit chunks of data at the same time to accelerate the processing of computation-intensive algorithms such as for compressing and decompressing video. See Core 2.

SSE Integer Registers

The first set of multimedia instructions for the Pentium (MMX) used the floating point registers and were mutually exclusive. SSE added eight more integer registers and supported both integer and floating point calculations without switching modes.

Download Computer Desktop Encyclopedia to your iPhone/iTouch

Founded in 1893, Chile's dominant stock exchange trades stocks, bonds, investment funds, stock options, futures, gold and silver coins minted by the Banco Central de Chile, and U.S. Dollars on Telepregon, its electronic platform; the only floor trading conducted is in the share market, concurrent with screen trading. Three stock indices are published. The General Stock Price Index (IGPA) is a market capitalization weighted index that measures price variations of the majority of the exchange's listed stocks, classified by sectors according to their activity and revised annually. The Selective Stock Price Index (IPSA) is composed of the 40 most heavily traded stocks and revised annually. The Inter-10 Index is a volume-weighted index of the 10 main Chilean stocks listed in foreign markets through ADRs; its stocks are selected from the IPSA, which trades ADRS, and is revised quarterly. Futures are traded on the IPSA, U.S. Dollar, and on bonds of the Banco Central de Chile. Settlement for shares is T + 2. Trading hours: 9:30 A.M. To 5:30 P.M. for all products but futures and options, which trade from 9:30 A.M. to 1:20 P.M., Monday to Friday. www.bolsadesantiago.com.