(electronics) A logic gate configuration used with gallium-arsenide field-effect transistors operating in the depletion mode, in which the level shifting required to make the input and output voltage levels compatible is achieved with Schottky barrier diodes. Abbreviated BFL.
buffered FET logic
| Sci-Tech Dictionary: buffered FET logic |
(′bəf·ərd ¦ef¦ē¦tē ′läj·ik)
| 5min Related Video: buffered FET logic |
Learn More
Help us answer these
 | What technology allows SCSI to examine the commands in the buffer and sort them into a more logical order? |
| How do you fet arthrities? |
| What is FET on a invoice? |
Post a question - any question - to the WikiAnswers community:
Copyrights:
 |
 | Sci-Tech Dictionary. McGraw-Hill Dictionary of Scientific and Technical Terms. Copyright © 2003, 1994, 1989, 1984, 1978, 1976, 1974 by McGraw-Hill Companies, Inc. All rights reserved. Read more |
