"Verilog HDL originated at Automated Integrated Design Systems (later renamed as Gateway Design Automation) in 1985. The company was privately held at that time by Dr. Prabhu Goel, the inventor of the PODEM test generation algorithm.[1] Verilog HDL was designed by Phil Moorby[2], who was later to become the Chief Designer for Verilog-XL and the first Corporate Fellow at Cadence Design Systems. Gateway Design Automation grew rapidly with the success of Verilog-XL and was finally acquired by Cadence Design Systems, San Jose, CA in 1989." [Citations added.][3]
References
- ^ Goel's role in PODEM invention briefly described in Alberto Sangiovanni-Vincentelli. (November-December 2003) The Tides of EDA. IEEE Design and Test of Computers. p.62. Viewed 20 September 2006 at UC Berkeley web site.
- ^ Design Automation Conference. (2006). Awards (pdf).DAC web site p. 2
- ^ Verilog.com viewed 20 September 2006.
 |
This article about an IT-related or software-related company or corporation is a stub. You can help Wikipedia by expanding it. |
This entry is from Wikipedia, the leading user-contributed encyclopedia. It may not have been reviewed by professional editors (see full disclaimer)
