Consider a RAM of 64 words with a word size 16 bitsassume that this momory have a cache memory of 8 blocks with block bwith block size of 32 bits draw diagram to show the address mapping of ram cache?

Sorry I do not do diagrams