Best Answer

three types of modeling are their in verilog

they are

Gate level modeling

Dataflow modeling or rlt level modeling

behaviour modeling

User Avatar

Wiki User

2012-08-22 11:09:40
This answer is:
User Avatar
Study guides

What are advantages of Database Approach

What is a network that covers a large geographical area such as a city country or world

What is the worlds largest wan

What is a network server

See all cards
219 Reviews

Add your answer:

Earn +20 pts
Q: What are the different types of modeling Verilog?
Write your answer...
Still have questions?
magnify glass
Related questions

When was Verilog created?

Verilog was created in 1984.

What are the different types or genres of acting?

Drama. acting, performing, directing, modeling, singing:ETC

What is the fullform of verilog?

There is not any fullform of verilog.Infact the whole word is called "Verilog HDL" which is "Verilog Hardware Description Language".

What are three types of models?

Fashion modeling, commercial/print modeling, plus size modeling.

What is the full form of verilog?

Verilog stands for Verification Logic. But is mostly used as Verilog HDL (Verification Logic Hardware Description Language)

What is mean by verilog?

Verilog is a hardware description language used to model electronic systems.

How many types of modeling is there?


What is the Difference between verilog and vhdl language?

VHDL is a strongly typed language Verilog isn't

Why verilog preferred over vhdl?

The very basic reason is that Verilog is easy to learn than VHDL. The more important reason is that VHDL is a high level design and Verilog is low level. It means that, in Verilog, the user has got a flexibility of designing from the very basic level. As most of the errors can be rectified at very low level, Verilog is more reliable.

What is the difference between VHDL and Verilog?

They are very much the same, except VHDL syntax is derived from Ada while Verilog syntax is derived from C. ==================================== moreover, VHDL is a system level language whereas verilog is a gate level (circuit level) language. Hence, verilog is easy to learn than VHDL.

Can you do modelling that only do photo shoots?

Yes. Print modeling involves doing different types of shoots for companies, products and even clothing.

Interview questions verilog HDL?


People also asked


View results