0
the ttl compatability is nothing but the time to live factor of a packet in the dns system
Wiki User
∙ 12y ago
Add your answer:
Earn +20 pts
TTL logic is preferred to DRL logic?
TTL is faster and does not lose amplitude
Ttl logic family has an output state known as?
true and false
What song is playing in the Coriolanus movie trailer?
It's Here by TTL
How TTL is operating?
TTL (Time to Live) is reduced by 1 every time a router forwards the packet. The purpose of this is to reduce the negative effects of routing loops. If two routers are misconfigured (it happens) and send a packet back and forth to each other assuming the other router will take care of it, the packet would simply never go away, if it wasn't for TTL. It guarantees that this can only happen a maximum of 256 times (generally quite a bit less). Once that TTL reaches zero, the packet is discarded.
What is ttl circuit?
A digital circuit composed of bipolar junction transistors (BJTs). Widely used in all variety of electronic applications, especially prior to CMOS circuits becoming popular, TTL superseded the earlier RTL (resistor-transistor) and DTL (diode-transistor) logic designs, which used more power. In TTL, transistors are used to both isolate inputs and perform the logic switching. A "TTL" designation on a circuit input or output indicates a digital circuit rather than analog.Read more: transistor-transistor-logic-electronics
What is conversion of TTl voltage level to MOS level?
A: TTL Vcc is fixed at 5v +/- .5 volts while MOS can be run at higher Vcc like 12 volts therefore there is a compatibility problem and a converter must be installed between this family of gates to make them compatible with each other. So a converter will do just that translate a TTL level to a MOS level
What is a TTL-compatible output?
Compatibility in TTL means that the output of one TTL device can be used to drive the Input of the other TTL device , This because the low and high output window fit inside the low and high input window/profile TTL stand for Transistor Transistor Logic, so any voltage between 0 and 5 volt is compatible where any voltage between 3V and 5V is logic 1 and zero volt is logic 0
What is a TTL compatible output?
A: TTL gates operates on the premise of having +5 dc on the rail therefore the output will be in the range +5 volts. A cmos gate while similar to a TTL function is not really compatible since the output volts can be 12 volts or more. Besides that TTL gates require some input current for it to operate
Interfacing of ttl with cmos and cmos with ttl?
whis is Endurance mors or ttl
Which has a shorter propagation delay TTL or CMOS?
TTL
What is the full form of TTL?
TTL stands for Time To Live
What is the value of ttl set to in Tunnel mode for IPSec?
TTL is set to 40
TTL logic is preferred to DRL logic?
TTL is faster and does not lose amplitude
What it the fullform of TTL in ping utility?
The full form of TTL is Time To Live
Which logic family has the least propagation delay?
Here are the propagation delays for these gatesa) ECL = 2nsb) TTL = 1.5-33ns depending on the type of TTL. Conventional TTL is 9ns, Advanced Schottky TTL is 1.5nsc) RTL = 25nsd) CMOS = 5-20ns depending on if it is conventional CMOS, TTL pin compatible CMOS, high speed TPC CMOS or TTL compatible CMOSSo the fastest would be the Advanced Schottky TTL (74ASxx) at 1.5ns but the choice simply said TTL which I would interpret as Conventional TTL (74xx/54xx) which would have a propagation delay at 9ns.So the winner is ... (a) ECL which has a propagation delay at 2ns.
The main advantage of ECL over TTL?
The main advantage of ECL over TTL is speed.
What has the author Wilhelm Ho ttl written?
Wilhelm Ho ttl has written: 'The secret front'
