How to do a password using vhdl?

User Avatar

Wiki User

โˆ™ 2012-09-06 22:20:57

Best Answer

A VHDL program can be written to provide a password in the following ways.

Using FPGA:

Your program can be dumped into a FPGA. This works as per the program written. As the code is burned into it, the user can not see the code. Now, within your program you can have a conditional statement which serves as your password. For example,

if (c=ramarav) then



Using CPLD:

It also works in the similar manner.

Using a GUI:

We can implement a graphical user interface, but the easier way is to take the help of MATLAB tool. We can implement our VHDL code in MATLAB tool and it serves the purpose.

User Avatar

Wiki User

โˆ™ 2012-09-06 22:20:57
This answer is:
User Avatar
Study guides

Add your answer:

Earn +20 pts
Q: How to do a password using vhdl?
Write your answer...
Still have questions?
magnify glass
Related questions

What is VHDL calculators?

A virtual calculator can be implemented using VHDL. We call it VHDL calculator.

How do you build 8085 using vhdl?

VHDL is a hardware description language. It describes the functionality of a hardware as a program. If we know the architecture of 8085, the same can be implemented or coded using VHDL.

How you program Ic?

Using VHDL

What is the basics of VHDL?

VHDL is a hardware description language. You can describe the hardware in three different ways using VHDL. 1. dataflow model 2. behavioral model 3. structural model

How do you get Vhdl for free?

VHDL is not any software. It is a programming language. One should learn how to program using VHDL. The supporting software tools may be downloaded from some of the EDA Tools providers on trial basis. Aldec is providing the student version for free.

How vhdl is used?

VHDL is a hardware description language. The purpose of any HDL is to represent hardware as a program. We can write a program (code) for any digital circuit using VHDL. With the help of this code, the output of the circuit can be observed before actually designing it physically.

Up down counter using t flip flops and its vhdl code?


What are buried nodes in vhdl?

When implementing a state machine in VHDL, the state variables need to be listed in the port list of the ENTITY section. If not, VHDL considers them as buried nodes and disables the output pins. This means there is no way of using test equipment to look at the machine state.

What is meaning of Test Benches in VHDL?

After compiling a hardware description language like VHDL, it is required to apply inputs to the program in order to obtain out puts. Applying the inputs involves initial conditions. As the systems designed using VHDL are electronic, the initial conditions plays a vital role. Hence, all these conditions along with the information as to where the input is expected to change from 1 to 0 or 0 to 1 is provided to the VHDL program. This is done in the form of a wave or another VHDL program. These are called VHDL test benches. In other words, test benches are the means of applying inputs to VHDL program.

Short note on parity generator and checker?

devices and simulate the circuit using the VHDL codes.

What is VHDL code for 8 1 multiplexer using 2 1 multiplexer?

Personally describing VHDL code for multiplexer can be quite difficult without prior knowledge. It takes many VHDLs to be a multiplexer.

What is the vhdl code for binary to hex convertion?

vhdl code for binary to Hexadecimal ?

People also asked