Latch in logic gates?

i need to understand the meaning of latch as applied in logic gates [digital ectronics]