answersLogoWhite

0

What are the steps taken to write VHDL?

Updated: 9/19/2023
User Avatar

Wiki User

11y ago

Best Answer

VHDL can be written in three different ways. They are called

  • data flow model
  • behavioral model
  • structural model

Before attempting a VHDL program, one should know the steps involced in these modeling styles.

Data flow model:

In this model, the input data simply flows into the output. THat is, we will be implementing the relation between input and output terminals directly.

For example,

c < = a and b;

Here, the output c is an ANDing of a and b. We are actually implementing the direct relation between inputs and outputs. That is, c = a + b.

Hence, we need not write any complex conditional statements here in data flow model.

Simply implement the output expression. Thats all.

Here, we are implementing the code at a very basic level i. e. circuit level or gate level.

Behavioral model:

Here, in behavioral model, one needs to code the behavior of the system to be designed. If we consider the same above example, the behavior is that, the output should be one (1) whenever both the inputs are one (1).

we can code it like this:

if (a=1 and b=1) then

c<='1';

else

c<='0';

Or, we can even have the behavior like this:

case s is

when "00"=>c<='0';

when "01"=>c<='0';

when "10"=>c<='0';

when "11"=>c<='1';

We are implementing the LOGIC here. We are least bothered about the circuits that can implement this logic. Hence, it is a system level or logic level modeling style.

Structural modeling:

In structural modeling of VHDL, the concept of components is used. In this model, the system to be designed is considered as a combination of sub structures. These sub structures are called components.

For example, a full adder is a combination of two half adders and an or gate. Hence, the components used for designing a full adder are

  • half adder
  • OR gate

Initially, these components are mentioned in the architecture of a full adder VHDL program. We call this as component initiation. Then the components are called onto the main program and used. Remember, we are using the functionality of the components in main program but we are not coding them in the main program. The code for the component programs will be present somewhere else in the project. Means, code them once and use them infinite number of times.

User Avatar

Wiki User

11y ago
This answer is:
User Avatar

Add your answer:

Earn +20 pts
Q: What are the steps taken to write VHDL?
Write your answer...
Submit
Still have questions?
magnify glass
imp
Related questions

Write any 5 Steps taken by government to protect Indian Rhino?

GOVERNMENT has taken steps


How vhdl is used?

VHDL is a hardware description language. The purpose of any HDL is to represent hardware as a program. We can write a program (code) for any digital circuit using VHDL. With the help of this code, the output of the circuit can be observed before actually designing it physically.


What is VHDL calculators?

A virtual calculator can be implemented using VHDL. We call it VHDL calculator.


Why vERILOG is better than vHDL?

VHDL is a system level programming language and Verilog is a circuit level programming language. VHDL can be viewed as a language written in programmer's point of view. In that manner it is better than VHDL. For example, to write a code for a simple combinational circuit, we need to define from the circuit level in Verilog i. e. FET level. But in VHDL, we can directly take several smaller components and combine them to trealize the circuit. That means, one need not have a knowledge of analog circuits to design something in VHDL. He only needs to know the behavior of the desired design.


Is VHDL text or graphic programmed?

VHDL is a text based programming language.


What are the supporting functions by vhdl?

VHDL provides conversion functions and resolution functions.


What is the vhdl code for binary to hex convertion?

vhdl code for binary to Hexadecimal ?


What steps need to be taken to the black lace cactus?

There are no steps to be taken but the habitat.


Vhdl code for assending order of numbers?

vhdl code for ascending order of numbers


What steps has Kenya taken to modernize?

No steps were taken by governmentThousands of slaves were taken from Kenya and put into the slave trade


Which operator cannot be synthesized by a VHDL synthesis tool?

"&amp;" operator is not synthesized by VHDL synthesis tool.


Why function in VHDL?

A function is a subprogram written in VHDL. This program can be called and used in other programs.