What is synthesis in VHDL?

User Avatar

Wiki User

โˆ™ 2012-09-01 19:43:13

Best Answer

A VHDL program is written to realize an electronic circuit, system or design. After simulating the code, one needs to dump it into an FPGA or CPLD. This programmable logic device, after dumping, act like the designed system. The inter connections of these devices need to be made as per the code. This means that that a program code which might be logic based now needs to be converted into a physically realizable structure. This involves building a physical structure within an FPGA or CPLD. This process involves converting the VHDL code into a format that can be understood by FPGA or CPLD. Converting our code into 1s and 0s that suit the FPGA or CPLD structure is called synthesis.

User Avatar

Wiki User

โˆ™ 2012-09-01 19:43:13
This answer is:
User Avatar
Study guides

Add your answer:

Earn +20 pts
Q: What is synthesis in VHDL?
Write your answer...
Still have questions?
magnify glass
Related questions

Which operator cannot be synthesized by a VHDL synthesis tool?

"&" operator is not synthesized by VHDL synthesis tool.

What are the various synthesis tools for vhdl?

Various synthesis tools are provided by vendors like XILINX, CADENCE, SYNOPSIS. Details are available at their websites.

What has the author Douglas E Ott written?

Douglas E. Ott has written: 'A designer's guide to VHDL synthesis' -- subject(s): VHDL (Computer hardware description language)

What is technology schematics in vhdl?

In the synthesis part of a VHDL code, the EDA tool provides technology schematic. It describes the structure and sub-structures of the design. We can watch our design from the system level to the gate level.

What is VHDL calculators?

A virtual calculator can be implemented using VHDL. We call it VHDL calculator.

What is VHDL?

VHDL is the VHSIC Hardware Description Language. VHSIC is an abbreviation for Very High Speed Integrated Circuit. It can describe the behaviour and structure of electronic systems, but is particularly suited as a language to describe the structure and behaviour of digital electronic hardware designs, such as ASICs and FPGAs as well as conventional digital circuits. VHDL is an international standard, regulated by the IEEE. Simulation and synthesis are the two main kinds of tools which operate on the VHDL language. VHDL allows designs to be described using any methodology - top down, bottom up or middle out! VHDL can be used to describe hardware at the gate level or in a more abstract way.

How can you give the input values in vhdl code itself instead of giving the input values in test bench for synthesis in xilinx and where you have to give the input values in vhdl code?

In the "architecture" of VHDL, after "begin" statement, if you want, you can apply the inputs. For example, a<='0'; b<='1'; etc. But, if you want the inputs to change periodically, then you should at least apply one "enable" or "clock" pulse.

What is the vhdl code for binary to hex convertion?

vhdl code for binary to Hexadecimal ?

Is VHDL text or graphic programmed?

VHDL is a text based programming language.

What are the supporting functions by vhdl?

VHDL provides conversion functions and resolution functions.

Vhdl code for assending order of numbers?

vhdl code for ascending order of numbers

Why function in VHDL?

A function is a subprogram written in VHDL. This program can be called and used in other programs.

People also asked