answersLogoWhite

0


Best Answer

XTHL exchanges HL register with the content of the stack.

XTHL followed by RET allows to return to an other address than the one which was previously pushed by a CALL.

Eg.:

...

CALL FOOBAR

...

FOOBAR

...

LXI, H @@@@

XTHL

RET ;return to @@@@, not after the 'call'

Alain FOUERE 22april2009

User Avatar

Wiki User

15y ago
This answer is:
User Avatar

Add your answer:

Earn +20 pts
Q: XTHL and SPHL pair in 8085 microprocessor?
Write your answer...
Submit
Still have questions?
magnify glass
imp
Related questions

What is HL pair in 8085 microprocessor?

HL is a register pair used to store 16 bit of data in 8085 microprocessor.


What is h-L in the Intel 8085?

HL is a register pair that is used to store 16-bit data in 8085 Microprocessor


How do you do DCX D in Intel 8085 microprocessor?

DCX D means decrement register pair DE by one


Why stax h not possible in 8085 microprocessor?

There is no STAX for HL register pair because the data transfer for STAX can be done through XCHG command. For ex: to transfer the data to the memory loaction specified by the HL pair we do as follows: XCHG STAX D for DE pair and BC pair we can directly do it using STAX


Why does 8085 microprocessor has 8 bit flag register when it has only 5 flags?

The 8085 microprocessor has an 8-bit flag register, even though it only has 5 flags, because all of the registers in the 8085 are 8-bit or 16-bit. In fact, the flags register is considered to be part of the accumulator, as one "register pair", for purposes of stack push/pop and interrupt call/return. Be warned, however, that you should not attempt to change the state of bits stored on the stack and then pop'ing them into AF, because some of the three "unused" bits might be undocumented but actually used, or their meaning might change between different versions of the chip.


Why H-L pair register in 8085 is called special purpose register?

hl pair holds the address of the location pointed by the memory pointer M


Why zero flag is not set in INX instruction of microprocessor 8085?

Because that is the way Intel designed the INX instruction of the 8085. The 8080 is also the same. INX increments (and DCX decrements) the 16 bit register pairs or BC, DE or HL, depending on what register pair you specify in the INX (or DCX) instruction. To check is the value is 0 after an INX (or DCX) instruction, you need to OR the values of the register pair into the A register. For example..... INX H ;increment HL register pair MOV A,H ; move H register into the accumulator ORA L ; Logical OR it with the L register JZ ADDR ; If 0 then jump to ADDR


What is LDAX?

The LDAX/STAX instuctions in the 8085 load and store the accumulator. The target address used is contained in either the BC register pair (LDAX D), or the DE register pair (LDAX D).


What is mean by register pair of 8085?

In the 8085, six registers (B, C, D, E, F, H, and L) can be used as individual 8-bit registers, or paired up and treated as 16-bit registers. The pairs are BC, DE, and HL.


What is the purpose of INSTRUCTION REGISTER in 8085 Microprocessor?

In 8085 general purpose registers are used to hold data like any other registers. In 8085 there are six types of special registers called general purpose registers. The general purpose registers in 8085 are B, C, D, E, H and L. Each register can hold 8 bit data. Apart from above functions these registers can also be used to work in pairs to hold 16 bit data. They can work in pairs such as B-C, D-E, H-L to store 16 bit data. The H-L pair work as a memory pointer. A memory pointer holds the address of a particular memory location. They can store 16 bit address as they work in pairs.


How does LHLD transfer insruction work in Intel 8085?

it stands for load HL pair with data from the specified location in the register. eg. LHLD 9200 Aditi Misra 3rd yr,B.tech,CSE Netaji Subhash Engineering College


Does shld instruction affects the stackpointer in 8085?

SHLD...it basically stands for "store HL pair with data"... Explanation: HL pair is basically 2 registers H & L used together for specific purposes . This instruction stores the content of H & L registers into two consecutive memory locations (specified in the instruction). Better understand it with an example, SHLD 9000H means the processor will store the content of the "L" register in the location 9000H & that of the "H" register in the memory location 9001H. ROHIT DAS ECE CALCUTTA INSTITUTE OF TECHNOLOGY. (8287578929)