answersLogoWhite

0

What is simulation in vhdl?

Updated: 8/19/2019
User Avatar

Wiki User

11y ago

Best Answer

After writing the VHDL code, we wish to verify the code and its functionality. Verifying the code for syntax errors is called compilation. Later, applying the inputs and obtaining the outputs is called simulation. If we are not getting the desired output, we may check our code and re-compile and simulate.

User Avatar

Wiki User

11y ago
This answer is:
User Avatar

Add your answer:

Earn +20 pts
Q: What is simulation in vhdl?
Write your answer...
Submit
Still have questions?
magnify glass
imp
Related questions

What is VHDL calculators?

A virtual calculator can be implemented using VHDL. We call it VHDL calculator.


What is tha full form of VHDL?

VHDL is the VHSIC Hardware Description Language. VHSIC is an abbreviation for Very High Speed Integrated Circuit. It can describe the behaviour and structure of electronic systems, but is particularly suited as a language to describe the structure and behaviour of digital electronic hardware designs, such as ASICs and FPGAs as well as conventional digital circuits. VHDL is an international standard, regulated by the IEEE. Simulation and synthesis are the two main kinds of tools which operate on the VHDL language. VHDL allows designs to be described using any methodology - top down, bottom up or middle out! VHDL can be used to describe hardware at the gate level or in a more abstract way.


Is VHDL text or graphic programmed?

VHDL is a text based programming language.


What are the supporting functions by vhdl?

VHDL provides conversion functions and resolution functions.


What is the vhdl code for binary to hex convertion?

vhdl code for binary to Hexadecimal ?


Vhdl code for assending order of numbers?

vhdl code for ascending order of numbers


Which operator cannot be synthesized by a VHDL synthesis tool?

"&" operator is not synthesized by VHDL synthesis tool.


Why function in VHDL?

A function is a subprogram written in VHDL. This program can be called and used in other programs.


How do you build 8085 using vhdl?

VHDL is a hardware description language. It describes the functionality of a hardware as a program. If we know the architecture of 8085, the same can be implemented or coded using VHDL.


What is the latest VHDL version?

In 2008, Accellera released VHDL 4.0 to the IEEE for balloting for inclusion in IEEE 1076-2008. The VHDL standard IEEE 1076-2008 was published in January 2009. Currently, IEEE 1076-2008 is the latest version of VHDL.


4 Difference between c program and vhdl program?

There are 4 main differences between C programming and VHDL programming. C is a mid-level language, while VHDL is a hardware description language. C can handle one type of instruction, while VHDL can handle two. C does not require as much resource usage as VHDL. C can be written only with logical thinking, but a VHDL programmer must understand hardware circuits.


What is the basics of VHDL?

VHDL is a hardware description language. You can describe the hardware in three different ways using VHDL. 1. dataflow model 2. behavioral model 3. structural model