Want this question answered?
CALL, requiring 18 clock cycles.
The INTA- (Interrupt Acknowledge) pin on the 8085 is an acknowledge of the INTR (Interrupt Request). It has the same timing as RD-, and external hardware is expected to provide an opcode, usually a CALL or an RST instruction, in response to INTA-.
The CALL instruction uses 18 clock cycles. 3x3 fetch, 2x3 store, 1x1 decode, 2x1 decrement.
wada kamina ahyo tawan khe ta saheh jawab deyan b natho ache
The compare and subtract instructions in the 8085 both subtract one operand from another, and set flags accordingly. The subtract instruction stores the result in the accumulator, while the compare instruction does not - except for the flags, the compare instruction "throws" the result away.
in 8085 microprocessor a subroutine is a separate program written aside from main program ,this program is basically the program which requires to be executed several times in the main program. the microprocessor can call subroutine any time using CALL instruction . after the subroutine is executed the subbroutine hands over the program to main program using RET instruction.
for 8085 microprocessor CALL [32-bit address] which is (unconditional ) consumes maximum(18) T states.
The CALL InstructionOpcode OperandCALL 16-bit memory addressof a subroutineIt is a 3-byte instruction that transfers the program sequence to a subroutineSaves the content of the PC (Program Counter-16-bit register) , the address of the next instruction , on the stackDecrements the stack pointer register by 2Jumps unconditionally to the memory location specified by the 2nd and 3rd bytes.This instruction is accompanied by a RETURN instruction in the subroutine
The INTA- pin on the 8085 is a read strobe that is used in response to the INTR sequence. It has the same timing as RD-, and external hardware is expected to provide an instruction opcode and, if necessary, the extra bytes, in response to INTA-.One of the enhancements made in the 8085 over the 8085 is the RST type instructions, which are single byte calls to specific locations in low memory. External hardware can be simplified by providing the RST opcode, without needing to provide a full CALL instruction.Not asked, but answered for completeness - the other four interrupt pins, RST5.5, RST6.5, RST7.5, and TRAP are 8085 enhancements that allow the use of automatic interrupt vectoring without using the INTA- pin.
18 T States. 6T States for Opcode fetch. 3 *2 T States for memory write(PC pushed to stack) 3*2 T States for memory read (New value of PC fetched from memory). Good Luck!!!
It depends on whether the machine code is one, two, or three bytes long, and on whether or not the instruction transferred control to another location. In the case of a non-jump single byte instruction, the PC will have a value of 2060H after the instruction is complete, and it will be 2061H or 2062H after a two or three byte instruction. In the case of a jump, call, or interrupt, the PC will depend on the instruction.
The RST instruction is a 1 byte opcode with a 3 bit imbedded operand. There are 8 different RST instructions. Each pushes the PC on the stack, and loads the PC with the operand's value times 8. (0H, 8H, 10H, 18H, etc.)Pushing the PC on the stack and loading a new value into the PC is exactly what a CALL instruction does, so the RST instruction is a 1 byte CALL instruction. The difference between RST and CALL is that CALL is a 3 byte instruction which can go anywhere in memory in one instruction.