0
How many bits are needed for the program counter and the instruction register?
Wiki User
∙ 12y ago
24 bits are needed for the program counter.
Assuming the instructions are 32 bits, then 32 bits are needed for the instruction register.
Wiki User
∙ 12y ago
Add your answer:
Earn +20 pts
How does the Fetch Decode Execute work?
The program counter in the processor holds the address of the next instruction needed from main memory. The program counter copies its contents into the memory address register. The memory address register then sends the address along the address bus to main memory and the contents of the memory location specified by the address are sent along the data bus to the memory buffer register. The contents of the memory buffer register are then copied to the current instruction register where they are decoded and executed.
How does fetch decode cycle work?
The program counter in the processor holds the address of the next instruction needed from main memory. The program counter copies its contents into the memory address register. The memory address register then sends the address along the address bus to main memory and the contents of the memory location specified by the address are sent along the data bus to the memory buffer register. The contents of the memory buffer register are then copied to the current instruction register where they are decoded and executed.
How does fetch decode execute cycle work?
The program counter in the processor holds the address of the next instruction needed from main memory. The program counter copies its contents into the memory address register. The memory address register then sends the address along the address bus to main memory and the contents of the memory location specified by the address are sent along the data bus to the memory buffer register. The contents of the memory buffer register are then copied to the current instruction register where they are decoded and executed.
What is the Process (Fetch Decode Execute Store)?
The program counter in the processor holds the address of the next instruction needed from main memory. The program counter copies its contents into the memory address register. The memory address register then sends the address along the address bus to main memory and the contents of the memory location specified by the address are sent along the data bus to the memory buffer register. The contents of the memory buffer register are then copied to the current instruction register where they are decoded and executed.
How many bits are needed within a machine code instruction to select a single register in a machine with 16 general registers?
4
Instruction cycle with indirect?
In an instruction cycle with indirect addressing, the CPU fetches the instruction, decodes it to determine the memory address of the operand stored in a register, fetches the operand from the memory location pointed to by the register, and executes the instruction using the operand. Finally, the CPU stores the result back in memory if needed. This extra step of fetching the operand based on the indirect memory address adds complexity to the instruction cycle.
What are the five stages in DLX pipeline in computer architecturect?
DLX is a simple pipeline architecture for CPU. It is mostly used in universities as a model to study pipelining technique.The architecture of DLX was chosen based on observations about most frequently used primitives in programs. DLX provides a good architectural model for study, not only because of the recent popularity of this type of machine, but also because it is easy to understand.Like most recent load/store machines, DLX emphasizes A simple load/store instruction setDesign for pipelining efficiencyAn easily decoded instruction setEfficiency as a compiler targetOperations There are four classes of instructions: Load/StoreAny of the GPRs or FPRs may be loaded and stored except that loading R0 has no effect.ALU OperationsAll ALU instructions are register-register instructions.The operations are :- add- subtract- AND- OR- XOR- shiftsCompare instructions compare two registers (=,!=,,=).If the condition is true, these instructions place a 1 in the destination register, otherwise they place a 0.Branches/JumpsAll branches are conditional.The branch condition is specified by the instruction, which may test the register source for zero or nonzero.Floating-Point Operations- add- subtract- multiply- divideAn Implementation of DLXImplementing the instruction set requires the introduction of several temporary registers that are not part of the architecture.Every DLX instruction can be implemented in at most five clock cycles. The five clock cycles are Instruction fetch cycle (IF)Instruction decode/register fetch (ID)Execution/Effective address cycle (EX)Memory access/branch completion cycle (MEM)Write-back cycle (WB)Detailed description of each follows:Instruction fetch cycle (IF):IR
Function of counter register?
Count either number of occurrences of a certain event or ticks of a clock signal.count decay events of a radioisotope samplecount floors passed by an elevator; note: this counter needs to be able to count both up & downcount persons passing through a gate/turnstilecount seconds, minutes, and hours to record current timecount pages printed by a printercount instructions executed in a computer program; maybe needed in some timesharing OSs to compute machine usage for billing of userscount bytes/words of memory fetched for instructions; this is also called a program counter or instruction counter and keeps track of the next location to fetch from in memorycount ink drops used in a printer cartridge to estimate how much ink is leftcount distance a vehicle travels, also called an odometeretc. etc.Some counters are loadable with arbitrary values some are not. Most but not all counters can be reset to zero.
What is pseudo instructions?
A pseudo-instruction doesn't actually exist in the instruction set of a processor. A pseudo-instruction will be a convenient single name for one or more actual instructions. A common example is the unconditional jump instruction. Normally the syntax for this instruction would be: jmp address ...but the assembler might actually translate that into: cmp t0 r0 r0 jmp t0 address Which is basically checking to see if the zero register is equal to the zero register, and if so jump. Since this will always be true, it will always jump.
What translates instruction from DNA to much needed proteins?
RNA
Why are transfer of control control instructions needed?
among the most important are 1) in the practical use of computers, it is essential to be able to execute each instruction more than once and perhaps many thousand of times. it may require thousand or perhaps millilions of instructions to implement the instruction. This would be unthinkable if each instruction had to be written out seperately. If a table or a list of items is to be processed, a program loop is needed. once sequence of instruction is executed repeatedly to process all the data 2) virtually all the program involve some decision making. We would like the computer to do one thing if one condition holds, and another thing if another condition holds. 3) to compose correctly a large or even medium sized computer program is an exceedingly difficult task
Why did you do this program?
What program? More information is needed.
