answersLogoWhite

0


Best Answer

when we provide two input as 1 or true or high out put of q and q' become same

that violate the complement law.

User Avatar

Wiki User

11y ago
This answer is:
User Avatar
More answers
User Avatar

Wiki User

11y ago

metastable state

This answer is:
User Avatar

Add your answer:

Earn +20 pts
Q: What is the drawback of Sr flip flop?
Write your answer...
Submit
Still have questions?
magnify glass
imp
Related questions

Why d flip flop is better then clocked sr flip flop?

the advantage of JK flip-flop compared to clocked SR flip


What is sr flip-flop?

Sr flip-flop is a bistable device with two states set and reset.


What is sr flip flop?

Sr flip-flop is a bistable device with two states set and reset.


How do you convert sr filp flop to jk filp flop?

An sr flip-flop can be converted into a jk flip-flop by changing the forbidden state in the sr flip-flop so that the out put toggles instead when the s=r=1.


Difference between Sr flip-flop nand gate and Sr flip-flop nor gate?

The nand gate variety of the SR flip-flop uses falsevalues to change state with, while the nor gate variety of the SR flip-flop uses true values to change state with.


How do you convert SR flip flop into edge triggered flip flop with preset and clear input?

An SR flip-flop can be converted into an edge triggered flip-flop with preset and clear inputs by adding the clock and the asynchronous inputs.


What is the advantages of of JK flip flop than SR flip flop?

no indeterminate state


How many latches in flip-flop?

flip-flop latches is 2. SR and JK latch


What are the differences between active low and active high SR flip flop?

Hello The difference between an active low and an active high SR flip-flop is that with the active low SR flip-flop, the system is activated when the inputs to system are zeros while with the active high SR flip-flop, the system is activated when the inputs to the system are ones.


What is the difference between unclocked SR flip flop and clocked sr flip flop?

an unclocked flip-flop is the state to which the circuit settles after the inputs change. For a clocked device, the next state is the state after the clock pulse


What is the flip flop draw the circuit diagrem of all flip flop and explain the working of flip flop using nor gates?

draw a logic circuit of the clocked SR flip-flop using NOR gate


What is Clocked SR Flip-Flop?

SR flip flop with clock enable .The output will change only when the clock is'1' and when the clock is '0' all the inputs will be ignored