answersLogoWhite

0


Best Answer

The 8085 microprocessor does not prefetch instructions. The 8086/8088 and higher microprocessors do, in order to boost performance. They are trading idle time in the bus-interface unit, idle time waiting on the execution unit, in order to attempt to have the next instruction already fetched and available when the execution unit finally needs it. This is done by separating the execution unit from the bus-interface unit, and allowing them to operate somewhat asynchronously. Since most instructions will be followed by instructions at the next higher address, this can boost performance by minimizing idle time.

User Avatar

Wiki User

13y ago
This answer is:
User Avatar
More answers
User Avatar

Wiki User

9y ago

The process of time sharing allows the processor to begin executing another instruction before completing the previous instruction. The computer is actually multi-tasking the same way we might read the newspaper and watch television at the same time.

This answer is:
User Avatar

User Avatar

Wiki User

10y ago

pipelining

This answer is:
User Avatar

User Avatar

Wiki User

9y ago

pipelining

This answer is:
User Avatar

User Avatar

Noleen Vaenuku

Lvl 2
2y ago

Serial processing

This answer is:
User Avatar

Add your answer:

Earn +20 pts
Q: What technology called a processor can begin executing an instruction before it completes the previous instruction?
Write your answer...
Submit
Still have questions?
magnify glass
imp
Related questions

If a processor has begun executing an instruction before it completes the previous instruction it must be using?

pipelining


What term does AMD use to describe the processor technology processor that uses a 64-bit instruction set with 32-bit internal core processing?

What term does AMD use to describe the processor technology that uses a 64 - bit instruction set with 32 - bit internal core processing


How is the Intel 8086 architecture designed to incorporate pipelining?

Intel 8086 has two separate units for fetching the instruction and executing the instruction. Thus while executing one instruction other instruction can be fetched. Thus it avoids the waiting time for the Execution Unit to receive other instruction. Bus Interface Unit (instruction fetching unit) stores the fetched instructions in a 6 level deep FIFO. This improves overall speed of the processor.


Which is the first computing technology used by a processor to support repetitive looping where by a processor receives an instruction and then applies it to a stream of data that follows?

MMX (multimedia extensions)


Which is the first computing technology used by a processor to support repetitive looping whereby a processor receives an instruction and then applies it to a stream of data follows?

MMX (Multimedia Extensions)


Which is the first computing technology used by a processor to support repetitive looping whereby a processor receives an instruction and then applies it to a stream of data that follows?

MMX (Multimedia Extensions


How do you add new machine language instruction to a processor intsruction set?

To add a new machine language instruction to an processor instruction set, you need to replace the microcode of the processor.


What term does Intel uses to describe the processor technology that uses a 64 bit instruction set with 32 bit internal caore processing?

extended memory 64 technology or EM64T


What term does Intel use to describe the processor technology that uses a 64 bit instruction set with 32 bit internal processing core?

(EM64T) or Extended Memory 64 Technology


What term does amd use to describe a processor using a 64 bit instruction set with 32 bit internal core processing?

What term does AMD use to describe the processor technology that uses a 64 - bit instruction set with 32 - bit internal core processing


When was Processor Technology created?

Processor Technology was created in 1975.


Which processor is capable of executing 128-bit sse sse2 and sse3 instruction?

All mainstream processors from the Prescott-core Pentium 4 and Venice-core Athlon 64 onward support those instructions.