When was Verilog created?

User Avatar

Wiki User

2014-06-16 22:21:10

Best Answer

Verilog was created in 1984.

User Avatar

Wiki User

2014-06-16 22:21:10
This answer is:
User Avatar
Study guides

Add your answer:

Earn +20 pts
Q: When was Verilog created?
Write your answer...
Still have questions?
magnify glass
Related questions

What is the fullform of verilog?

There is not any fullform of verilog.Infact the whole word is called "Verilog HDL" which is "Verilog Hardware Description Language".

What is the full form of verilog?

Verilog stands for Verification Logic. But is mostly used as Verilog HDL (Verification Logic Hardware Description Language)

What is mean by verilog?

Verilog is a hardware description language used to model electronic systems.

What is the Difference between verilog and vhdl language?

VHDL is a strongly typed language Verilog isn't

Why verilog preferred over vhdl?

The very basic reason is that Verilog is easy to learn than VHDL. The more important reason is that VHDL is a high level design and Verilog is low level. It means that, in Verilog, the user has got a flexibility of designing from the very basic level. As most of the errors can be rectified at very low level, Verilog is more reliable.

What is the difference between VHDL and Verilog?

They are very much the same, except VHDL syntax is derived from Ada while Verilog syntax is derived from C. ==================================== moreover, VHDL is a system level language whereas verilog is a gate level (circuit level) language. Hence, verilog is easy to learn than VHDL.

Interview questions verilog HDL?


What is Verilog used to design?

Verilog is a hardware description language, also known as an HDL. It is most commonly used in the verification and design of digital circuits and the verification of mixed signal and analog circuits. Verilog is the first recognized hardware description language to be invented.

Full form of verilog?

I think its Verifying logic..

What are the different types of modeling Verilog?

three types of modeling are their in verilog they are Gate level modeling Dataflow modeling or rlt level modeling behaviour modeling

What has the author Samir Palnitkar written?

Samir Palnitkar has written: 'Verilog HDL' -- subject(s): Verilog (Computer hardware description language) 'Design Verification with e'

Digital design through verilog question papers?

The link for verilog question paper is

People also asked