answersLogoWhite

0


Best Answer

interrupts in 8085 are basically classified into two types:

1.Maskable

2.Non maskable

maskable interrupts are those which can be delayed.This is done by masking off the interrupts which are not required.

Maskable interrupts are:RST 7.5,RST 6.5,RST 5.5 and INTR

<decreasing order of priority>

User Avatar

Wiki User

13y ago
This answer is:
User Avatar
More answers
User Avatar

Wiki User

11y ago
  • Maskable interrupt (IRQ): a hardware interrupt that may be ignored by setting a bit in an interrupt mask register's (IMR) bit-mask.
  • Non-maskable interrupt (NMI): a hardware interrupt that lacks an associated bit-mask, so that it can never be ignored. NMIs are used for the highest priority tasks such as timers, especially watchdog timers.
  • Inter-processor interrupt (IPI): a special case of interrupt that is generated by one processor to interrupt another processor in a multiprocessor system.
This answer is:
User Avatar

Add your answer:

Earn +20 pts
Q: What is an maskable intErrupt?
Write your answer...
Submit
Still have questions?
magnify glass
imp
Continue Learning about Computer Science

What is an interrupt?

interrupt is a disturbance ,and request to do various jobs unusually while executed to be in current process in a system


What is the exact difference between interrupt handling and exception handling?

interrupt handling is the process of handling a break or interrupt called by a program where as exception handling is for handling some exceptional conditions that'll occur when a program is running


What is restart interrupt?

When you interrupt the restart you normally have to program and code a little bit other wise its quite dumb having to destroy your OS


When devices interrupt occurs how does the processor determine which device issued the interrupt?

It's pretty simple. First, the processor must determine which interrupt occurred. On simple hardware setups, you may already know this just by which interrupt handler was called. On more complex hardware, you may have to read status registers in the interrupt controller. Second, the processor has to look up which devices are capable of asserting that interrupt. On simple hardware, generally there is only one device that can trigger each interrupt and this is determined by the way the device is wired. On more complex devices, this may be determined by software and the processor may have to consult tables that were created during the boot process. Third, the processor must determine which of those devices actually asserted the interrupt (if there's more than one). This is typically done by the driver for each device which generally just asks the device if it triggered an interrupt. Most devices have status registers that either directly tell you whether it caused an interrupt or tell you whether the device needs service which was the point of the interrupt anyway.


What are the requirement of interrupt system in computer?

system itterrupt

Related questions

Is rst7.5 is a maskable interrupt in 8086?

No. RST7.5 is a maskable interrupt on the 8085, not the 8086/8088.


Is trap is maskable or nonmaskable?

The TRAP interrupt is non-maskable.


An interrupt that can temporarily ignored by the counter is known as?

Maskable Interrupt


IS Trap is non-maskable interrupt?

yes.


What does Microprocessor does when it encounters an non maskable interrupt?

Finishes the current executing instruction and then serves the interrupt.


What is a non-maskable?

A non-maskable interrupt is an interrupt that cannot be blocked, or masked, by the processor. In the 8085, TRAP is such an interrupt. If TRAP goes high and stays high, an interrupt vector sequence at address 24H will occur, and there is nothing the processor can do to prevent that.However, external hardware can accomplish the same thing. In a project that I designed, I needed a fourth single pin interrupt beyond RST5.5, RST6.5, and RST7.5, but I needed it to be maskable, so I built a flip flop in hardware that I could set or reset which would be AND'ed with the interrupt request to generate a maskable TRAP.


What is maskable in Intel 8085 microprocessore?

Four of the interrupts in the Intel 8085 (INTR, RST5.5, RST6.5, and RST7.5) are maskable, while one interrupt (TRAP) is non-maskable.The eight RSTx type of software "interrupts" are not really interrupts, but if they were treated as interrupts, they would be non-maskable.


Different between maskable and non-maskable interrupt?

Maskable interrupts trigger events are not always important and so the programmer can decide that the event should not cause a program to jump. Nonmaskable interrupts can not be ignored by the programmer and therefore they have absolute priority.


Why do you need 8085 maskable interrupts if they can be disabled?

if u want to execute high priority interrupt,at that time of low priority running.So, we can mask the low priority interrupt and execute the high priority interrupt.


What types of problems can cause on Non-Maskable Interrupt to occur?

A non-maskable interrupt can be caused by two things 1. when an I/O channel check signal is received from an adapter card located in one of the board's expansion slot. 2. when there is the occurrence of a parity check in the system's DRAM


What is type 2 interrupt?

Type-2 interrupt is called NMI (Non-maskable interrupt).May occur when 8086 receives a low to high transition on it's interrupt response.Could be used for handling critical situations like power failure detection.


When an interrupt is serviced then what happens if another interrupt is raised?

It depends on the CPU architecture. Most modern CPUs support several levels of interrupts ranging from high priority to low. If the first interrupt that occurred was a high priority, then a lower priority one occurs, the high priority will continue to execute until it is done, then the the CPU will immediately jump to the lower one. Conversely, if the lower priority interrupt occurred first, it will be interrupted until the higher interrupt is serviced. For 80x86 series processors, do not confuse priority with vector. You may remember in the older days interrupt 13 belonging to the hard drive, and interrupts 3 and 4 being part of the serial port. This is not a function of the CPU but of the interrupt controller. The function of this device is beyond the scope of my answer here. 80x86 has 2 interrupt sources: maskable and non-maksable. Think of the non-maskable as the higher priority and the maskable as the lower. Most peripherals use the maskable interrupt line. Although a few, often functions of the BIOS, Fault, or Paged/Protected mode make use of the non-masked interrupt.