answersLogoWhite

0

1st of ol as it is given that it is modulo 16

therefore M=16

N= no of f/f

M=2^N

M=2^4

there for we require 4 no of j-k f/f

connect them serially

make the counter table from 0-15 as it is up counter.

and then draw connection dig

User Avatar

Wiki User

15y ago

What else can I help you with?

Related Questions

Design mod 9 down counter using j-k fk?

CT up counter N=9 JK


What are the benefits of using a counter to ceiling backsplash in a kitchen design?

A counter to ceiling backsplash in a kitchen design offers benefits such as easier cleaning, a visually cohesive look, and protection for walls from splashes and stains.


Design of mod 8 counter using 7490 ic?

connect Q3 to both reset pins


Design a divide by two counter using D-Latch?

Hi, divide by two counter using d latch design is just same like as Divide by two counter using d ff. ex: we have a d latch, if enable is high, what ever the input , that will capture the output. if enable is low, This condition latch will remain in same state. So, if u do like, u can achieve divided by 2 counter using d latch. i hope this will help u.


How design a synchrounus counter using 32pin ic?

It depends on which 32pin IC you use. Please restate the question.


Design a 6-bit binary asynchronous counter using J-K (rising) flip-flops. Then redesign this counter that counts from 0 to 48 and restarts from 0 when number is greater than 48. Show all steps of your design?

[object Object]


Which software using to create a character design for counter strike source game?

Steam company by using the Source engine. Which is upgraded from Condition Zero software they used.


Why using flipflop for physical design in vlsi?

Flip-flops are commonly used in VLSI physical design for sequential logic circuits due to their ability to store binary information and synchronize signals. They help in controlling the timing of signals and reduce the chances of metastability issues. Flip-flops also provide a way to control the state of a circuit at specific clock edges, aiding in sequential circuit design.


How do you design a decade synchronous counter?

To design a decade synchronous counter, you start by using flip-flops, typically JK or D flip-flops, to create a 4-bit binary counter that can count from 0 to 9 (ten states). The counter increments on each clock pulse, and you implement combinational logic to reset the counter when it reaches the state representing 10 (1010 in binary). This reset logic can be achieved using AND gates to detect the 10 state and feed back to the reset inputs of the flip-flops. Finally, ensure that the clock input is connected to all flip-flops to maintain synchronization.


What are the control measures to counter the disadvantage of using a computer?

What are the various Control measures to counter disadvantages of using a computer system?" What are the various Control measures to counter disadvantages of using a computer system?"


How do you design 4 bit asynchronous UP counter using negative edge triggered T flip flops NAND gates and multiplexers?

Carefuly ! Very Carefully.


How do you design the 3 bit binary counter using D flip flop?

Designing a 3 bit synchronous counter using jk flip flop is not an easy project for the uninformed. This is best left to professionals who are adept at programming. There are lengthy guides available on the internet if it is necessary to create one.