answersLogoWhite

0

Delay is mechanism allowing introducing timing parameters to specified system.

Delays are specified in signal assignment statements. It is not allowed to specify delays in variable assignments.

Syntax:

delay_mechanism ::= transport | [ rejecttime_expression ] inertial

Types :

There are two types of delays in VHDL:

1.Inertial delay:

Inertial delay is defined using the reserved word inertial and is used to model the devices, which are inherently inertial. In practice this means, that impulses shorter than specified switching time are not transmitted.

Inertial delay specification may contain a reject clause. This clause can be used to specify the minimum impulse width that will be propagated, regardless of the switching time specified (Example 3).

If the delay mechanism is not specified then by default it is inertial.

2.Transport delay:

The transport delay is defined using the reserved word transport and is characteristic for transmission lines. New signal value is assigned with specified delay independently from the width of the impulse in waveform.

User Avatar

Wiki User

12y ago

What else can I help you with?

Related Questions

What are the two types of delays in any digital system?

its propogation delay and wire delay..


What is the main criterion for the design of digital circuits?

The main criterion for the design of digital circuits is to simplify your circuit so you don't get to use so many circuit elements there by improving upon the propagation delay of the circuit in effect.


Why analog system is more likely than digital system to be tolerant of design errors?

its not


What is Multilevel logic support in digital system design?

nin thale.......


What has the author Melvin A Breuer written?

Melvin A. Breuer has written: 'Diagnosis & reliable design of digital systems' -- subject(s): Digital electronics, Electronic apparatus and appliances, Electronic circuit design, Testing 'Digital System Design Automation Languag'


Design aspect of delay between successive displays?

Design aspect of delay between successive displays


Are all digital signals encrypted?

No, not all digital signals are encrypted. Some are encrypted - some are not - it depends on the system design.


What are the subjects in the electronics and communication?

signal and system,digital logic design , engineering maths,


What has the author M Morris Mano written?

M. Morris Mano has written: 'Logic and Computer Design Fundamentals' -- subject(s): Electronic digital computers, Circuits, Logic circuits, Logic design, Problems, exercises 'Logica Digital y Diseo de Computadores' 'Digital logic and computer design' -- subject(s): Electronic digital computers, Logic circuits, Logic design, Digital integrated circuits, Computer, Logische Schaltung 'Computer system architecture, third edition' -- subject(s): Computer architecture 'Computer system architecture' -- subject(s): Computer architecture 'Arquitectura de Computadoras' 'Digital design' -- subject(s): Electronic digital computers, Circuits, Logic circuits, Logic design, Digital integrated circuits


What is the clock time of analog to digital converters?

The clock time of analog to digital converters depends on the design of the converter, which depends on the performance expectations for the system.


When was Digital Image Design created?

Digital Image Design was created in 1989.


I want 3rd Semester Digital Principles And System Design previous year question paper?

hazards