answersLogoWhite

0


Best Answer

Flag register part of psw

User Avatar

Wiki User

12y ago
This answer is:
User Avatar

Add your answer:

Earn +20 pts
Q: Conditional results after execution of an instruction in a microprocess is stored in?
Write your answer...
Submit
Still have questions?
magnify glass
imp
Related questions

How does bus interface unit work with execution unit?

The execution unit execute the instruction while the bus interface unit do the fetching and shows the results as an output


How program and data memory fetches can be overlapped in a Harvard architecture?

In Harvard architecture, the program memory space is distinct from data memory space. Such architecture requiring two connections. It can perform instruction fetch ( from program memory ) and data memory fetch simultaneously , by adopting a pipelined instruction execution approach, as shown below. A typical instruction execution consists of performing Fetch instruction, Decode instruction, Fetch operands, execution operation , store results. Then, by adopting a pipelined approach, which is possible in Harvard architecture, it is evident that the instruction throughput increases by overlapping. It is simple to imagine that in the above case, if all the above states are executed "one after the other" , the execution time of the instruction will be longer than when it is pipelined.


How program and data memory fetches can be overlapped in Harvard architecture?

In Harvard architecture, the program memory space is distinct from data memory space. Such architecture requiring two connections. It can perform instruction fetch ( from program memory ) and data memory fetch simultaneously , by adopting a pipelined instruction execution approach, as shown below. A typical instruction execution consists of performing Fetch instruction, Decode instruction, Fetch operands, execution operation , store results. Then, by adopting a pipelined approach, which is possible in Harvard architecture, it is evident that the instruction throughput increases by overlapping. It is simple to imagine that in the above case, if all the above states are executed "one after the other" , the execution time of the instruction will be longer than when it is pipelined.


How is instructions executed in latest generation computers?

typically dispatched to several independent different execution units, then the results are reordered into original instruction order, this is called superscalar. but there are several other systems too.


How compare instruction is used in 8085?

The compare and subtract instructions in the 8085 both subtract one operand from another, and set flags accordingly. The subtract instruction stores the result in the accumulator, while the compare instruction does not - except for the flags, the compare instruction "throws" the result away.


How does 8086 queue speeds up processing?

The instruction prefetch queue speeds up the processing of microprocessors by attempting to have the next opcode bytes available to the execution unit before it actually needs them. This works because, statistically, there is time spent by the execution unit in executing a particular instruction; time that the bus interface unit can use to go ahead and prefetch the next opcode bytes. Sometimes, this results in a loss of time, because the execution unit may branch to some other location. Modern processors attempt to sidestep that by using branch prediction algorithms.


Why pipelining used in 8086?

8086 is a pipelined processor. In 8086 to speed up the execution of a program,instruction fetching and executing the instruction are overlapped each other.This is a part of pipelined technique.


Draw the functional block diagram of 8086 microprocessor and explain?

8086 has two blocks Bus Interfacing Unit(BIU) and Execution Unit(EU).The BIU performs all bus operations such as instruction fetching, reading and writing operands for memory and calculating the addresses of the memory operands. The instruction bytes are transferred to the instruction queue.EU executes instructions from the instruction system byte queue.Both units operate asynchronously to give the 8086 an overlapping instruction fetch and execution mechanism which is called as Pipelining. This results in efficient use of the system bus and system performance.BIU contains Instruction queue, Segment registers, Instruction pointer, Address adder.EU contains Control circuitry, Instruction decoder, ALU, Pointer and Index register,Flag register.


What are the number of results from Boolean?

The number of results you can get from a Boolean is two. You can either have a statement be true or false. this is because Boolean data is the result of conditional statements, which can be either true or false.


Is there any possible justification for an instruction with two opcodes?

An instruction only has one opcode. There may be two opcode bytes, or there may be different fields in the assembly code of the instruction, but the bit pattern of an instruction will always generate the same results. There are some results that can be generated with two different opcodes. SUB A and XRA A, for instance, both clear the accumulator, but they are two different opcodes for two different instructions.


What is the function of a conditional clause?

A conditional clause expresses a condition that must be met in order for something else to happen. It typically starts with "if," "when," "unless," or another similar conjunction. It helps to indicate the consequences or results of a specific condition being fulfilled or not fulfilled.


What is copnditional branch?

In programming, an instruction that directs the computer to another part of the program based on the results of a compare.