answersLogoWhite

0

i need the answer. please

User Avatar

Wiki User

12y ago

What else can I help you with?

Related Questions

Why register to register instruction is faster?

Register to register addressing mode is faster because you don't have to do an extra memory access cycle or more.Register to register addressing mode is faster because:Registers are part of and are directly accessibility by the CPU assembly.They electronics that make up a register use more expensive but faster circuitry.Since it does not require memory access, the steps and time involved in memory address decoding and memory access are skipped.


How would you use indirect address?

An indirect address is an address contained in a register or memory location, instead of in the instruction itself. In the 8085, the most common form is to load or calculate an address in the HL register, and then access the memory pointed to by HL using the M register designation, such as MOV A,M.


Why does memory access take more machine cycles than register access?

Because of different in speeds of cpu the system bus and the memory circut


Why does memory access take more machine cycle than register access?

Because of different in speeds of cpu the system bus and the memory circut


What is a memory mapped register?

A memory mapped register is a register that has its specific address stored in a known memory location.


Which computer memories has the shortest access time?

Usually the register set memory. The L1 cache may be as fast.


What are the types of memory register?

what is register


What are necessary properties of RISC CPUs?

a "reduced" instruction set, consisting only of the instructions most commonly generated by compilersall arithmetic and logic instructions operate only register to register using an internal register setonly basic arithmetic and logic operations are built in, others handled in softwareall memory access instructions are simple register load or store instructionsonly one memory access mode built in, others handled in softwareinstructions always aligned whole words (no short or unaligned instructions)significant degree of pipeline parallelism in the hardware to optimize hardware efficiencyetc.


What is the function of data segment register?

The data segment register (DS) is a critical component in the architecture of x86 processors, primarily used to point to the segment of memory that contains data. It helps manage memory by allowing the CPU to access a specific area of memory where variables and data structures are stored. By using the DS, the processor can efficiently read from and write to the data segment, facilitating organized memory access in segmented memory models.


What is Bound register?

A bound register is a specialized register used in computing to store the limits or boundaries of a segment of memory, indicating the permissible range of addresses that a process can access. This mechanism helps in memory protection and management by preventing processes from accessing memory locations outside their allocated segment. Bound registers are typically found in segmented memory architectures, enhancing security and stability in multitasking environments.


Is cache memory faster than CPU registers?

what is the difference between cache & register ? Cache memory is random access memory (RAM) that a computer microprocessor can access more quickly than it can access regular RAM. As the microprocessor processes data, it looks first in the cache memory and if it finds the data there (from a previous reading of data), it does not have to do the more time-consuming reading of data from larger memory. The register is a small set of data holding places that are part of a computer processor . A register may hold a computer instruction , a storage address, or any kind of data (such as a bit ..."


What is offset in segment register?

In computer architecture, an offset in a segment register refers to the specific address within a segment of memory that the segment register points to. Segment registers are used to divide memory into different segments, enabling easier access and management of data. The offset is added to the base address contained in the segment register to form the effective address of a memory location. This method allows for more efficient memory utilization and organization, particularly in systems with limited addressing space.