answersLogoWhite

0

18 T States.

6T States for Opcode fetch.

3 *2 T States for memory write(PC pushed to stack)

3*2 T States for memory read (New value of PC fetched from memory).

Good Luck!!!

User Avatar

Wiki User

12y ago

What else can I help you with?

Related Questions

How do you draw timing diagram for 8085 instruction LHLD 5000H?

There is an example of a LHLD 5000H diagram on this website: atelier-drachenhaus.de/timing-diagram-8085. This will provide an idea of how to draw the diagram.


A timing belt installation diagram or instruction for a Lancia beta coupe with a 1.8 engine?

A timing belt installation diagram and instructions can be obtained from the auto-parts store in which you purchase the timing belt. The diagram and instructions can be found at many local libraries.


How do you draw timing diagram for 8085 microprocessor instruction?

Refer http://wiki.answers.com/Q/How_to_draw_timing_diagram_for_8085_microprocessor_instruction


What is the Timing diagram of LXI?

timing diagram for lxi


Timing diagram of out 05H and explain it?

timing diagram of 05h


How do you do timing GA15 Nissan?

Nissan ga15 timing diagram


What is the need for timing diagram in microprocessor?

The need for a timing diagram for a microprocessor is, primarily, to allow you to properly design the interface logic that will support the microprocessor. You need to know what lines are used to execute various data transfers, what are the timing of those lines with respect to each other, and how the microprocessor expects the external logic to behave. You can also use the timing diagram to understand how the microprocessor functions and, particularly, to know how long each instruction will take.


How do you draw the timing diagram for instruction INX H?

INX H instruction requires 1 machine cycle having 6 T-states because 8-bit instruction operate on 16 bit data (HL) completed in 6 T-states.


Do you have a timing diagram for a suzuki 450 motorcycle?

do you have a timing diagram for a suzuki 450 motorcycle


What is the Timing diagram for 750 brute force?

whats the timing diagram for the brute force 750


How many machine cycles in the XCHG instruction?

Summary − So this instruction XCHG requires 1-Byte, 4-Machine Cycles (Opcode Fetch) and 4 T-States for execution as shown in the timing diagram.


Timing chain diagram for 1999 Nissan Altima?

timing chain diagram for 1998 Nissan altima