answersLogoWhite

0


Want this question answered?

Be notified when an answer is posted

Add your answer:

Earn +20 pts
Q: How many no of address lines required in 64kB memory?
Write your answer...
Submit
Still have questions?
magnify glass
imp
Related questions

What is memory word size required in an 8085 system?

64KB


Why memory capacity of 8085 mp is 64 KB?

The memory capacity of the 8085 microprocessor is 64 kb because the address bus is 16 bits, and you can address 216, or 64kb, with a 16 bit address bus.


How can the memory other than four 64KB segments be accessed by 8086?

You can access any location in memory. You need only to load its segment address and then refer to its offset address, using the appropriate segment register.


What is tiny and small memory?

In x86 family of CPUs, there are six memory models. Memory is managed in "chunks" (segment or page) of 64K words. To find a specific location, the CPU needs to know the segment it is in and how far down (the offset) it is from the beginning of the segment. In addition, the x86 CPUs support three types of pointers: * near pointers access data in the specified segment * far pointers can access data within a 1MB address space * huge pointers are a type of far pointer, but with specialized behavior So applications written for the x86 world had to specify a type of memory model which detailed how pointers work. Generally speaking, the rules are: If code is under 64KB... and data is under 64KB... use Tiny or Small model If code is over 64KB... and data is under 64KB... use Medium model If code is under 64KB... and data is over 64KB... use Compact model If code is over 64KB... and data is over 64KB... use Large model


Why are segments limited to 64kb?

Because the offset address is 16 bits. This allows you to access 64kb with only one instruction.


Define the extra segment and stack segment?

The extra segment in the 8086/8088 is a 64kb region of memory that is indexed by the displacement address of the destination of certain string operations, relative to DI. Contrast that with the data segment, which is a 64kb region of memory that is indexed by the displacment address of the displacement of most operand addresses. The stack segment is similar, but it is used for stack oriented data, relative to SP or BP.


How much maximum memory size that 8085 can access?

Yes and no. All memory location from 0H to 0FFFFH are addressable, but some of them are needed for the program, interrupt vectors, and the stack, so you would need to pay attention to where things are located in memory to design an appropriate program. In addition, if your system is using memory mapped I/O, some locations will be reserved.


How many bytes are addressable the 8086?

The 8086 can address 1,114,080 bytes. (One Mb + 64Kb - 16) That does not count I/O space, it only counts memory space.


Why 8086 requires address bus of 20 bits while using 16 bit address for segement register?

This is due to the fact that 16bits would only address 64KB of memory, which even then was very little. The answer for this was to come up with an extra 4 bits to address the total 1MB, this is done trough segmentation of the memory. Google it.


How do you address 1GB memory with 8085 or 8086?

You cannot address 1GB memory with the 8085 or the 8086/8088 without some kind of external demultiplexor that is software controlled. The address bus on the 8085 is 16 bits, giving addressibility of 64KB; while the address bus on the 8086/8088 is 20 bits, giving addressibility of 1MB. To address 1GB, you need a 30 bit address bus.


Why 4 bit address bus is grounded?

The data bus in the 8086 is 16 bits in size, while the address bus is 20 (16bits would only address 64KB of memory, an extra 4 bits allows to address the total of 1MB, this is done trough segmentation of the memory). To form a multiplexed of data bus and address bus, four bits of 8086 address bus are grounded.


What is memory interfacing in 8086 microprocessor?

The 8086/8088 is a 16 bit computer running on a 20 bit address bus. Processes use a segmented memory architecture to access one of four 64kb memory segments from a physical space of 1mb.