0
Want this question answered?
Be notified when an answer is posted
Add your answer:
Earn +20 pts
Is it possible to move data within accumulator?
we use LDA ## where ## is an 8 bit hexadecimal data
Subtraction of two 8 bit numbers using 8085?
Mvi c lda 4150h mov b,a lda 4151 sub b jnc loop cma inr a inr c sta 4152 mov a,c sta 4153 hlt
How do you draw the timing diagram for instruction INX H?
INX H instruction requires 1 machine cycle having 6 T-states because 8-bit instruction operate on 16 bit data (HL) completed in 6 T-states.
Difference between two address instruction and one address instruction?
Two address instructions use registers as operand locations.Example of a half word length (16 bit) Two address format.Bits 0-3 OP-Code bits (4 bits 16 different Mnemonics).Bit 4 instruction type ( e.g. 0 means half word length).Bit 5 fixed at value 1 used as extension to op-codes.Bits 6-9 Address A (4 bits refers to a registers hence a total of 16 registers).Bits 10-11 addressing modes ( 2 bits hence 4 different addressing modes in this case).Bits 12-15 Address B (4 bits refers to a registers hence a total of 16 registers).If 16 OP-codes for One address instructions is to be: ADD, ADC, SUB, SBC, XOR, BIT, CMP, INC, DEC, LDA, STA, AND, OR, JMP, BRN, JSR.For Two address instructions the following 6 OP-Codes are dropped: INC, DEC, STA, BRN, JMP, JSR, but new OP-Codes with the help of bit #5 is introduced instead------------------------------------------------now let's to introducingOne Address InstructionsThis is for a 32 bit CPU word length.Bits 0-3 OP Code bits (4 bits 16 different OP Codes).Bit 4 word length (0/1 Two different length 16 or 32 bit in this case).Bits 5-7 Addressing Modes (3 bits 8 different Addressing Modes).Bits 8-31 # of Addresses (2^24 Addressing Options).The possible OP-Codes could be: ADD, SUB, ADC, SBC, AND, XOR, ORA, BIT, CMP, LDA, STA, INC, DEC, BRN, JSR, JMP.one addressing24 bit Address3 bit AM1/0OP Codetwo addressing0000001111100010
What is a Mac address and what is the bit size of a Mac address in a nic?
MAC bit size is 16 digits. but MAC bit is 48 each.
The circuit diagram for 3 bit parity generator?
gdfgfddffd
How many Terabytes of memory would a 40 bit address bus be able to address if the system word length was 8bits 16bits 32bits?
1TB is 240 bytes. It follows that a 40 bit address bus can address 1TB. Since 1TB is 1TB regardless of the system's word size, a 40 bit address bus can address 1TB on a computer with an 8 bit, a 16 bit, a 32 bit, or any other word size.
How are segment registers used to form a 20-bit address?
The 16 bit segment register is left shifted by 4 and added to the effective address to form a 20 bit physical address.
Timing diagram of shld 16 bit instruction?
The SHLD (Store H&L Direct) instruction takes 5 machine cycles and 16 clock states, not including any wait states. Opcode fetch: T1, T2, T3, and TX Low order address fetch: T1, T2, T3 High order address fetch: T1, T2, T3 Store L: T1, T2, T3 Store H: T1, T2, T3
What is higher order address of a 16 bit address?
In the 8085, the high order address is A8-A15. In the 8086/8088, the high order address is A8-A19. (For a 16-bit address, the answer is A8-A15, but the answer above reflects the chosen categories, 8085 and 8086/8088, with the 8086/8088 running in 20-bit mode.) In Windows XP, running in 32-bit mode, the high order address is A8-A31, a 32 bit address.
Address bus width?
Varies from machine to machine:many early machines had address busses only 12 to 18 bits wideearly microprocessors has address busses 10 to 14 bits wide16 bit address busses were common on microprocessors in the early 1980sthe 8086 had a 20 bit address bus and the 68000 a 24 bit address busmost modern computers have 32 bit address busses with high-end ones having as many as 64 bit address busses
How does ALE signal demultiplex explain with diagram?
Demultiplexing the bus AD7-AD0 The Intel 8085 is an 8-bit microprocessor. Its data bus is 8-bit wide and hence, 8bits of data can be transmitted in parallel form or to the microprocessor. The Intel8085 requires a 16-bit wide address bus as the memory addresses are of 16 bits. The 8 most significant bits of the address are transmitted by the address bus(A8-A15). The 8 least significant bits of the address are transmitted byaddress/data bus (AD7-AD0). The address/data bus transmits data and addressinformation at different times. This is the basic need for demultiplexing the busAD7-AD0.
