What is VHDL program for half adder in data flow model?