0
Design 4 input xor gate using 2 input nand gate in verilog hdl?
Wiki User
∙ 11y ago
Its possible to design a 4-i/p xor gate using only 2-i/p nand gates
Although the design turns out to be quite complex and comprises of 21 NAND gates :
F = (A'B+AB')(C'D'+CD) + (A'B'+AB)(C'D+CD')
Above given equation is the o/p equation for the circuit .
Wiki User
∙ 11y ago
Add your answer:
Earn +20 pts
How Design a 3 input AND gate using 2 by 1 Multiplexer only?
help
What are the different types of modeling Verilog?
three types of modeling are their in verilog they are Gate level modeling Dataflow modeling or rlt level modeling behaviour modeling
What is input gate?
Gate diffusion input is defined as the new technique of low power digital combination of circuit design. This allows reduced power consumption and delayed propagation.
What is gate diffusion input?
Gate diffusion input is defined as the new technique of low power digital combination of circuit design. This allows reduced power consumption and delayed propagation.
How do you design a NOT gate using only NAND gate?
Connect the two inputs of the NAND gate together.
How you make NOT gate by using X-OR gate?
Tie unused input high through pullup resistor.
What is the difference between VHDL and Verilog?
They are very much the same, except VHDL syntax is derived from Ada while Verilog syntax is derived from C. ==================================== moreover, VHDL is a system level language whereas verilog is a gate level (circuit level) language. Hence, verilog is easy to learn than VHDL.
How can get and gate from nor gate?
an 2 input AND gate can be realize using 3 NOR gates.Let ,A and B are the input and x be the output.x=A.B= NOR(NOR(A) NOR(B))
How you design OR gate using 2 1 mux?
To design an OR using 2:1 mux, we need to tie the "First" input to "Logic 1″ and the "Zeroth" input to the one of the input of the OR Gate. The other input of OR gate would be connected with the select line of the MUX. Now, the output of the MUX would be "1″ when any oth the two inputs would be "1″ otherwise it would be "0″ for all conditions.
Can you design or gate using and gate?
Only if you decide to work with negative logic throughout the circuit.
How using two-input logic gates of your choice design a circuit to determine if two 3-bit numbers are the same or different?
Three 2-input XOR gates and one 3-input NOR gate will do the work. Connect each output of each XOR gate to one input of the 3-input NOR gate and apply the two 3-bit words to the inputs of the XOR gates. If X (X2X1X0) and Y(Y2Y1Y0) are two 3-bit words, X2 and Y2 will connect to one XOR gate, X1 and Y1 to the next XOR gate and X0 and Y0 to the last XOR gate. You could see the result of the operation on a LED connected to the output of the NOR gate. Other implementations are also possible of course. The solution above is absolutely correct, but includes a 3 input gate. If the task is to use only two input gates, then a small change will be needed. Take the outputs from any two XOR gates into a 2 input OR gate. Then take the output of the OR gate and the output of the third XOR gate into a 2 input NOR gate. The operation remains identical to the first solution but adheres to the brief of using gates with 2 inputs. In the real world, there is probably no reason to impose such a limitation on a design so the first solution would normally be the preferred route to take.
What is the flag input of AND gate?
To produce a 3-input OR gate when only 2-input OR gates are available: Use 3 OR gates Inputs to Gate A are input 1 and input 2 Input to Gate B is input 3 (if 2 inputs are necessary, include input...
