0
Intel 8085
Introduced by Intel in 1977, the Intel 8085 is an 8-bit microprocessor that is binary-compatible with Intel 8080. It only requires a +5-volt power supply and has been used as a microcontroller.
1,493 Questions
Why a 16-bit microprocessor8086 with an 8-bit memory?
The 8086/8088 microprocessor family is a 16 bit microprocessor. The 8086 implementation also has a 16 bit data bus, but the 8088 implementation has an 8 bit data bus, comparable to the 8085. The 8088 implementation was intended as a logical upgrade from the 8085, while keeping the complexity of the system on an equal footing as the 8085.
Why you use RST5 in place of halt in Intel 8085?
RST 5 is used in place of HLT in the Intel 8085 kit in order to return control to the monitor program. If HLT were used, the processor would stop and so would the monitor.
What does 5.5 mean in RST 5.5 interrupt of 8085 microprocessor?
The 5.5 in RST 5.5 means that the interrupt vector is located between RST 5 and RST 6.
The Doctor of Psychology (Psy.D.) degree is a professional doctorate, which is earned through one of two established training models for http://www.answers.com/topic/clinical-psychology-2. In the United States, the other doctorate-level degree in http://www.answers.com/topic/clinical-psychology-2 is the http://www.answers.com/topic/doctor-of-philosophy.
Timing diagram of shld 16 bit instruction?
The SHLD (Store H&L Direct) instruction takes 5 machine cycles and 16 clock states, not including any wait states.
Opcode fetch: T1, T2, T3, and TX
Low order address fetch: T1, T2, T3
High order address fetch: T1, T2, T3
Store L: T1, T2, T3
Store H: T1, T2, T3
What is the Function of led 7 segment with 8085 microprocessor?
A seven segment[E1]consist of seven light -emitting diode segments and one segment for the decimal point.The LEDs are physically arranged.To display a number, the necesssary segments are lit by sending an appropriate signals for current flow to the diodes
What do you mean by data bus buffer?
It simply amplifies the current or power. It is used to increase the driving capability of a logic socket.
What is a clock frequency of of 80286microprosser?
The original design of the 80286 had it running at 6MHz or 8MHz, depending on the chip. Later versions could run as 12.5MHz. Some vendors provided a 25MHz version.
Why clock signal is not a perfect square wave in the 8085 timing diagram?
(Except for my discussion of ALE, below, I was not aware that the clock signal in the 8085 microprocessor was not perfectly square, but in my designs using the 8085 it did not matter, as I always made sure the hardware design always met the correct setup and hold times. This answer is intuitive, rather than being based on internal design knowledge.) In order to maximize clock speed, and resulting processor performance, Intel designed internal delays into various aspects of the 8085 design. Since these delays were not symmetrical for each edge of the clock, the resulting clock is not square, even though it is stated that clock is one half of the oscillator frequency. (As far as ALE is concerned, I was aware that ALE became true about one sixth of a clock after the falling edge of clock, and persisted for about one half clock. This does not line up with clock or with the oscillator running at twice clock, so it is obvious that there are internal delays built in. All I knew was that the rising edge of clock following ALE occured during ALE, and that the status lines and high address bus changed state about one sixth clock after the beginning of ALE, so I took this into account when I designed my bus control logic.)
Different between maskable and non-maskable interrupt?
Maskable interrupts trigger events are not always important and so the programmer can decide that the event should not cause a program to jump. Nonmaskable interrupts can not be ignored by the programmer and therefore they have absolute priority.
Basic DMA operation and 8237 DMA Controller?
In the 8085, DMA (Direct Memory Access) is controlled with HOLD and HLDA. The HOLD signal is a request to release the bus. The HLDA signal is the 8085's acknowledgement of that request. HLDA means that the 8085 will release the bus in one half clock cycle, i.e. at the end of T3. The 8085 will remain in that hold state until HOLD is released, at which point it will take control of the buses again.
The HOLD'ing device has complete control and can access any memory or I/O. Often, the 8237 DMA controller is used to provide sequencing of the operation.
The 8237 DMA controller interfaces between up to four peripheral devices and the 8085. It provides an address register for each device so that the device does not need to do so. The device only needs to indicate that a byte of data is available, or is required, and the 8237 will take care of storing or fetching the byte.
A microprocessor with 12 address lines is capable of addressing?
A microprocessor with 12 address lines is capable of addressing 4096 locations in memory. The Intel 4004 and the DEC PDP-8 are examples of processors with 12 address lines.
What is stack operation in 8085 microprocessor?
STACK operation in 8085 microprocessor.
The stack is a reserved area of the memory in RAM where temporary information may be stored. An 8-bit stack pointer is used to hold the address of the most recent stack entry. This location which has the most recent entry is called as the top of the stack.
When the information is written on the stack, the operation is called PUSH. When the information is read from the stack, the operation is called POP. The stack works on the principle of Last in First Out or Fist in Lat Out
mode-1(16-bit timer) i.e to run the timer from 0000 to ffff(hex) it takes 71milli seconds maximum in one cycle. but u can generate what ever the delay you wish on 8051. formula is (required delay/71ms)=x. now repeat the the above loop for x times you can get your desired delay.
How the 20 bit effective address is calculated in 8086?
The 8086 forms a 20 bit address by adding the effective address (a 16 bit value) to a segment register (another 16 bit value) which is left shifted by 4. That gives a 20 bit address in the range of 00000H to FFFFFH.
cs register holds the base address (16 bit) and the IP has the offset.
(ex):
CS --->348A
IP --->4214(offset)
generation of 20 bit:
CS*10+IP
(ie)
348A0
04214 +
----------------------
38AB4(20 BIT)
----------------------
Very fast memory used to store data or instructions between the CPU and regular memory is called cache.
What companies use telechek at the register?
Currently there isn't a list of what companys use telek at the registers. Most, if not all stores do. Their is a sticker on their doors or by their registers.
What is the instruction for exit in 8085 microprocessors?
There is no exit instruction in the 8085. Do you mean return, as in from a function or interrupt? If so, the instruction is RET.
How address and data bus of microprocessor 8085 are separated?
If this is a homework assignment, please consider trying it yourself first, otherwise the value of the reinforcement to the lesson offered by the homework will be lost on you.
The low order address bus and the data bus on an 8085 are separated using an 8-bit latch that is strobed using ALE during the first T-cycle of a bus cycle. The bus represents valid address information on the falling edge of ALE. Soon thereafter, somewhat less than one half clock cycle, the bus changes meaning to become the data bus, and will float for a read or become output data for a write.
The high order address bus is already separated, and does not need to be latched.
What is known as 8 bit internal bus?
the bus through which the data are transmitted or received within microprocessor and with peripherals is called as data bus.when used internally to microprocessor called internal data bus.
