Electronics Engineering

It has several but one of the main ones is that it has built in frequency compensation, which its predecessor the 709 operational amplifier did not.

What kind of question is that. What resistors, what circuit are you talking about?

there is a parameter called TA, timing advance.which help in synchronizing all bursts sent from different mobiles.the range of this parameter in GSM is kept between 0 to 63 that is total 64 and one TA corresponds 550 meters of distance so 64 = 550*64 = 35200 meters or 35 km, now what we can do to extend this to 70 km is to merge 2 timeslots for single call.this is called extended cell radius.used in low capacity areas , sea shores etc since it decreases the capacity to half.

To avoid interference

common emitter configuration is use for amplification purpose while common collector is use as buffer as its op is same as ip..

loud
between 1,000 Hz and 5,000 Hz ... centered at 3500 Hz - a very sensitive frequency range for the human ear .. go figure

the have large capacitance value, power rating is high , and its constriction.

To smooth power supply ripples.The output of a sinewave with the bottom waves cut off is a power supply without smoothing.You would get a hum in an amplifier if it wasn't smoothed by a large capacitance,say 400 Microfarads.On a 12volt supply as in a portable tv,the power supply smoother is around 2000 microfarads.The output waveform should be nearly a straight horizontal line with no ripples on it.

The process of converting control objectives into a ladder logic program requires structured thought. Boolean algebra provides the tools needed.

You can get the product at projuktiponno

Frequently Asked Questions - Electronics Engg.

1. Insights of an inverter. Explain the working? 2. Insights of a 2 input NOR gate. Explain the working? 3. Insights of a 2 input NAND gate. Explain the working? 4. Implement F= not (AB+CD) using CMOS gates? 5. Insights of a pass gate. Explain the working? 6. Why do we need both PMOS and NMOS transistors to implement a pass gate? 7. What does the above code synthesize to? 8. Cross section of a PMOS transistor? 9. Cross section of an NMOS transistor? 10. What is a D-latch? Write the VHDL Code for it? 11. Differences between D-Latch and D flip-flop? 12. Implement D flip-flop with a couple of latches? Write a VHDL Code for a D flip-flop? 13. What is latchup? Explain the methods used to prevent it? 14. What is charge sharing? 15. While using logic design, explain the various steps that r followed to obtain the desirable design in a well defined manner? 16. Why is OOPS called OOPS? (C++) 17. What is a linked list? Explain the 2 fields in a linked list? 18. Implement a 2 I/P and gate using Tran gates? 19. Insights of a 4bit adder/Sub Circuit? 20. For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault? 21. Explain various adders and diff between them? 22. Explain the working of 4-bit Up/down Counter? 23. A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B = 1. Draw a state diagram for this Spec? 24. Advantages and disadvantages of Mealy and Moore? 25. Id vs. Vds Characteristics of NMOS and PMOS transistors? 26. Explain the operation of a 6T-SRAM cell? 27. Differences between DRAM and SRAM? 28. Implement a function with both ratioed and domino logic and merits and demerits of each logic? 29. Given a circuit and asked to tell the output voltages of that circuit? 30. How can you construct both PMOS and NMOS on a single substrate? 31. What happens when the gate oxide is very thin? 32. What is setup time and hold time? 33. Write a pseudo code for sorting the numbers in an array? 34. What is pipelining and how can we increase throughput using pipelining? 35. Explain about stuck at fault models, scan design, BIST and IDDQ testing? 36. What is SPICE? 37. Differences between IRSIM and SPICE? 38. Differences between netlist of HSPICE and Spectre? 39. What is FPGA? 40. Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc? 41. Draw the Layout of an Inverter? 42. If the current thru the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem? 43. Implement F = AB+C using CMOS gates? 44. Working of a 2-stage OPAMP? 45. 6-T XOR gate? 46. Differences between blocking and Non-blocking statements in Verilog? 47. Differences between Signals and Variables in VHDL? If the same code is written using Signals and Variables what does it synthesize to? 48. Differences between functions and Procedures in VHDL? 49. What is component binding? 50. What is polymorphism? (C++) 51. What is hot electron effect? 52. Define threshold voltage? 53. Factors affecting Power Consumption on a chip? 54. Explain Clock Skew? 55. Why do we use a Clock tree? 56. Explain the various Capacitances associated with a transistor and which one of them is the most prominent? 57. Explain the Various steps in Synthesis? 58. Explain ASIC Design Flow? 59. Explain Custom Design Flow? 60. Why is Extraction performed? 61. What is LVS, DRC? 62. Who provides the DRC rules? 63. What is validation? 64. What is Cross Talk? 65. Different ways of implementing a comparator? 66. What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths? 67. What is clock feed through? 68. Implement an Inverter using a single transistor? 69. What is Fowler-Nordheim Tunneling? 70. Insights of a Tri-state inverter? 71. If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics? 72. Differences between Array and Booth Multipliers? 73. Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same? 74. Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why? 75. Insights of a Tri-State Inverter? 76. Basic Stuff related to Perl? 77. Have you studied buses? What types? 78. Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ? 79. How many bit combinations are there in a byte? 80. For a single computer processor computer system, what is the purpose of a processor cache and describe its operation? 81. Explain the operation considering a two processor computer system with a cache for each processor. 82. What are the main issues associated with multiprocessor caches and how might you solve them? 83. Explain the difference between write through and write back cache. 84. Are you familiar with the term MESI? 85. Are you familiar with the term snooping? 86. Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads. 87. In what cases do you need to double clock a signal before presenting it to a synchronous state machine? 88. You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem? 89. What are the total number of lines written by you in C/C++? What is the most complicated/valuable program written in C/C++? 90. What compiler was used? 91. What is the difference between = and in C? 16. Are you familiar with VHDL and/or Verilog? 17. What types of CMOS memories have you designed? What were their size? Speed? 18. What work have you done on full chip Clock and Power distribution? What process technology and budgets were used? 19. What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements? 20. Process technology? What package was used and how did you model the package/system? What parasitic effects were considered? 21. What types of high speed CMOS circuits have you designed? 22. What transistor level design tools are you proficient with? What types of designs were they used on? 23. What products have you designed which have entered high volume production? 24. What was your role in the silicon evaluation/product ramp? What tools did you use? 25. If not into production, how far did you follow the design and why did not you see it into production?

The very first telegraphs used flags as a signalling system. Although much faster than horses, they relied on line of sight so the message needed to be received and re-sent numerous times. They were an ingenious system but were labor intensive and useless in fog.

The electric telegraphs allowed far longer distances to be covered without manual intervention. Once the technology was established, a message from one side of the country to the other was received instantly. The final link, from the telegraph office to the recipient relied on physical delivery of a message and it was this element that took the time.

The NEC defines a continuous load as that which may run for three hours or more. Examples of these are: electric heat, water heaters, AC units, and even lighting circuits.

If you are using XILINX FPGA, try to insert a Microblaze processor to control your ADC.

Most Likely LED's! Not Sure Though! Better Check With Someone Else!

0.5 Metres roughly

Electrical current is made up of protons and neutrons. Voltage itself doesn't do much, but when combined with amperage that's when things happen. Amperage is the force which makes the voltage flow. More amperage means more force, which means more friction on the molecular level. Friction causes heat which makes the wire warm.

They are a method of storing information, but as there is no computer or digitizing element involved, it is not exactly a digital signal. It is an analog signal.

There is insufficient information in the question to properly answer it. You need to provide more information, such as the voltage across resistor four, or more details about the rest of the ciricuit. Please restate the question.

A relay race could be a good model of a series circuit. In any circuit, current flow is the daisy-chaining of electrons from atom to atom.

The 8 cycle color burst pulse on the back porch of the horizontal retrace pulse of the NTSC signal is required in order to maintain phase lock synchronization between the transmitter's chroma modulator and the receiver's chroma demodulator.

• Time - Radar can take up to 2 seconds to lock on
• Radar has wide beam spread (50 ft diameter over 200 ft range)
• Cannot track if deceleration is greater than one mph/second
• Large targets close to radar can saturate receiver
• Hand-held modulation can falsify readings
• More interference sources

Being that the capacitor appears as a short during the initial charging, the current through the diodes can momentarily be quite high. To reduce risk of damaging the diodes, a surge current limiting resistor is placed in series with the filter and load.

A super conductor conducts electricity using electronic and magnetic properties without resistance below a certain temperature. The advantages of these are the larger transformers used to meet increased demand without breaker upgrades and to maintain voltage regulation at new power levels.

logic gates can be executed without breadboards using printed circuit boards instead of breadboards or by using bulbs and switches in 230 v ac current.Former need soldering and is permanent one while latter is a tiresome method.......use pcb it will be easy ....:::))))

A: CONTINUITY check is not used to ascertain ohms value but rather the connections

There are many boards available in India, check for Xilinx development boards and digilent's. I have a papilio one board that costs rs 3000 which is great for beginners. I have also bought a couple of add-on board for this board.